FPGA accelerator of algebraic quasi cyclic LDPC codes for NAND flash memories

摘要

In this article, the authors implement an FPGA simulator that accelerates the performance evaluation of very long QC-LDPC codes, and present a novel 8-KB LDPC code for NAND flash memory with better performance.